WHAT IS CLAIMED IS:

11

13

15

16

17

18

19

20

21

- A packet switch for switching cells comprising fixed-size 1 data packets, said packet switch comprising: 2
- N input ports capable of receiving and storing cells in 3 a plurality of input queues; 4
- N output ports capable of receiving and storing cells 5 from said N input ports in a plurality of output queues; 6
- a switch fabric for transferring said cells from said N input ports to said N output ports, said switch fabric comprising an internally buffered crossbar having NxN internal buffers associated therewith, wherein each internal buffer is associated with a crosspoint of one of said N input ports and one of said N 12 output ports;

a scheduling controller capable of selecting a first one of a plurality of queued head-of-line (HOL) cells from said input queues to be transmitted to a first one of said NxN internal buffers according to a fair queuing algorithm in which each of said queued HOL cells is allocated a weight of $R_{\scriptscriptstyle 1\dot{\uparrow}}$ and wherein said scheduling controller is further capable of selecting a first one of a plurality of HOL cells buffered in a second one of said NxN internal buffers to be transmitted to a first one of said output queues according to a fair queuing algorithm in which each of said internally buffered HOL cells is allocated a weight of R_{ij} , wherein

a group of K queues share a combined capacity of 1, and

$$\sum_{i=1}^{K} R_i \le 1$$

24

26

23

where R_i is the guaranteed bandwidth associated with queue i,

wherein any queue being non-empty over a time interval T can be

guaranteed a bandwidth of R_iT+E , where E is a constant.

1 (fi

- 2. The packet switch as set forth in Claim 1 wherein said
- 2 🗍 NxN internal buffers are disposed within said switch fabric.

1.=

1 3. The packet switch as set forth in Claim 1 wherein at

least some of said NxN internal buffers are disposed within said N

- 3 input ports.
- 1 4. The packet switch as set forth in Claim 1 wherein at
- 2 least some of said NxN internal buffers are disposed within said N
- 3 output ports.

2

1 5. The packet switch as set forth in Claim 1 wherein said NxN internal buffers are configure within said N output ports such that each output port has a fast internal speed-up of N output 3 buffer that is shared at least partially by cells from all input 4 ports. 5

15

16

17

18

19

20

21

22

- 6. A communication network comprising a plurality of packet switches capable of transferring data in cells comprising fixedsize packets, wherein at least one of said packet switches comprises:
- N input ports capable of receiving and storing cells in a plurality of input queues;
- N output ports capable of receiving and storing cells from said N input ports in a plurality of output queues;
- a switch fabric for transferring said cells from said N
 input ports to said N output ports, said switch fabric comprising
 an internally buffered crossbar having NxN internal buffers
 associated therewith, wherein each internal buffer is associated
 with a crosspoint of one of said N input ports and one of said N
 output ports;
 - a scheduling controller capable of selecting a first one of a plurality of queued head-of-line (HOL) cells from said input queues to be transmitted to a first one of said NxN internal buffers according to a fair queuing algorithm in which each of said queued HOL cells is allocated a weight of $R_{\rm ij}$ and wherein said scheduling controller is further capable of selecting a first one of a plurality of HOL cells buffered in a second one of said NxN internal buffers to be transmitted to a first one of said output

queues according to a fair queuing algorithm in which each of said 23 internally buffered HOL cells is allocated a weight of $R_{i\jmath}$, wherein 24 a group of K queues share a combined capacity of 1, and 25

$$\sum_{i=1}^{K} R_i \le 1$$

26

where $R_{\rm i}$ is the guaranteed bandwidth associated with queue i, 27 wherein any queue being non-empty over a time interval T can be 28 guaranteed a bandwidth of R_iT+E , where E is a constant.

The communication network as set forth in Claim 6 wherein 7. said NxN internal buffers are disposed within said switch fabric.

"IJ

The communication network as set forth in Claim 6 wherein 8. at least some of said NxN internal buffers are disposed within said N input ports. 3

1

The communication network as set forth in Claim 6 wherein at least some of said NxN internal buffers are disposed within said 2 N output ports. 3

1 10. The communication network as set forth in Claim 6 wherein 2 said NxN internal buffers are configure within said N output ports 3 such that each output port has a fast internal speed-up of N output 4 buffer that is shared at least partially by cells from all input 5 ports.